## Amendments to the Claims

- 1. (ORIGINAL) A method of performing modular multiplication of integers X and Y to produce a result R, where R = X.Y mod N, in a multiplication engine, comprising the steps of:
- (a) fragmenting X into a first plurality of words  $x_n$  each having a first predetermined number of bits, k;
- (b) fragmenting Y into a second plurality of words y<sub>n</sub> each having a second predetermined number of bits, m;
- (c) pre-calculating multiples of a word  $x_n$  of X in a pre-calculation circuit and using said pre-calculated multiples to derive products of the word  $x_n$  of X with each of the plurality of words  $y_n$  of Y;
- (d) computing an intermediate result  $R_j$  as a cumulating sum derived from said pre-calculated multiples;
- (e) for each successive word of X, repeating the steps of pre-calculating and computing so as to generate successive intermediate results,  $R_j$ , for each of the first plurality of words  $x_n$ ; and
- (f) providing as output each of the intermediate results  $R_j$  so as to form a final result.
- 2. (ORIGINAL) The method of claim 1 in which X is fragmented into n words of k bits each, according to the expression  $X = x_{n-1}B_x^{n-1} + x_{n-2}B_x^{n-2} + ... + x_0$ , where  $Bx = 2^k$ .
- 3. (ORIGINAL) The method of claim 1 in which Y is fragmented into n words of m bits each, according to the expression  $Y = y_{n-1}By^{n-1} + y_{n-2}By^{n-2} + ... + y_0$ , where  $By = 2^m$ .
- 4. (ORIGINAL) The method of claim 1 in which the step of computing an intermediate result  $R_j$  comprises generating a succession of terms x.y + c + z for addition, comprising the steps of:
- (i) reading a pre-calculated multiple of a word  $x_n$  of X to form an  $x_n.y_n$  product,

- (ii) adding a carry word c<sub>i</sub>, from a previous term;
- (iii) adding a corresponding term, z, from a previous intermediate result;
- (iv) fragmenting the result into a lower order m-bit word and a higher order, k-bit carry word;
  - (v) repeating steps (i) to (iv) for each of the  $x_n$ .  $y_n$  products; and
- (vi) after use of all  $x_n$ .  $y_n$  products, forming a final term by adding the final carry word and corresponding term from the previous intermediate result.
- 5. (ORIGINAL) The method of claim 4 wherein the step of computing the intermediate result is implemented as:

$$R_{j} = x_{n-j+1}Y_{0} + (X_{n-j+1}Y_{1} + r_{j-1,0})B_{y} + (X_{n-j+1}Y_{2} + r_{j-1,1})B_{y} + \dots + (x_{n-j+1}Y_{n-1} + r_{j-1,n-2})B_{y}^{n-1} + r_{j-1,n-1}B_{y}^{n-1}$$

6. (ORIGINAL) The method of claim 1 in which step (f) further includes combining all the intermediate results R<sub>i</sub> to form R, according to the expression

$$R = ((((x_{n-1}Y \mod N)B_x + x_{n-2}Y) \mod N)B_x + ...x_0Y) \mod N.$$

- 7. (ORIGINAL) The method of claim 4 in which step (i) comprises the steps of reading selected basic multiples of the word  $x_n$  of X and combining them to obtain the product  $x_n.y_n$ .
- 8. (CURRENTLY AMENDED) The method of claim 7 in which steps (i), (ii) and (iii) include combining the selected basic multiples of the word of X, the carry word  $c_i$ , and the corresponding term z in an adder circuit-(70).
- 9. (ORIGINAL) The method of claim 4 in which the corresponding term z from a previous intermediate result is the immediate less significant word from the previous intermediate result.

Appl. No. Unassigned; Docket No. NL02 1245 US Amdt. dated 23-May-2005 Preliminary Amendment

- 10. (ORIGINAL) The method of claim 4 in which the corresponding term z from a previous intermediate result is a (k/m)th less significant word from the previous intermediate result.
- 11. (ORIGINAL) The method of claim 1 in which the steps of pre-calculating comprise the steps of:

calculating pre-selected basic multiples of the word of X and combining selected ones of the basic multiples to form a desired x.y product.

- 12. (ORIGINAL) The method of claim 4 in which the pre-calculation of multiples of a word of X takes place during step (vi) for the previous word.
- 13. (ORIGINAL) Apparatus for performing modular multiplication of integers X and Y to produce a result R, where  $R = X \cdot Y \mod N$ , comprising:

means for fragmenting X into a first plurality of words  $x_n$  each having a first predetermined number of bits, k;

means for fragmenting Y into a second plurality of words  $y_n$  each having a second predetermined number of bits, m; a pre-calculation circuit (10) for pre-calculating multiples of a word  $x_n$  of X and using said pre-calculated multiples to derive products of the word  $x_n$  of X with each of the plurality of words  $y_n$  of Y;

means for computing an intermediate result Rj as a cumulating sum derived from said pre-calculated multiples; and control means for controlling repetition of the pre-calculations and computing of an intermediate result for each successive word of X so as to generate successive intermediate results,  $R_i$ , for each of the first plurality of words  $x_n$ ,

- 14. (CURRENTLY AMENDED) The apparatus of claim 13 in which the means for computing an intermediate result Rj generates a succession of terms x.y + c + z for addition, including:
- (i) means (60)-for reading a pre-calculated multiple of a word x of X to form an x.y product,
  - (ii) means (70)-for adding a carry word  $c_j$ , from a previous term;

- (iii) means (70)-for adding a corresponding term, z, from a previous intermediate result;
- (iv) means for fragmenting the result into a lower order m-bit word and a higher order, k-bit carry word;
- (v) control means for effecting repetition of the reading of a pre-calculated multiple and addition of the carry word and corresponding term for each of the x.y products and forming a final term by adding the final carry word and corresponding term from the previous intermediate result.
- 15. (CURRENTLY AMENDED) A calculation circuit (10) for providing each multiples of an integer x, to form products x.y, comprising:

adder and shift circuits (30, 50) for deriving a of a plurality of plurality of basic multiples of x;

a plurality of registers (20)-for storing at least some of said plurality of basic multiples of x;

a plurality of multiplexers (60, 160) each receiving said basic multiples of x, each multiplexer having selection lines (Y) for receiving selected bits of a selected y word; and

a summation circuit (70, 161...181) for receiving the outputs from each multiplexer and combining them according to the numeric significance of the portion of the y word used as input to the respective multiplexer selection line.

- 16. (CURRENTLY AMENDED) The calculation circuit of claim 15 in which the plurality of registers (20)-correspond to selected odd basic multiples of x, even basic multiples of x being provided to each multiplexer by bit shifting lines (50)-coupled to selected ones of the plurality of registers.
- 17. (CURRENTLY AMENDED) The calculation circuit of claim 15 in which:

the plurality of multiplexers comprises a set of logic gates (161...167). each having a first input ( $x_i$ )-connected to receive a respective basic multiple of x, and a selection line ( $s_i$ )-to enable assertion of the basic multiple at an output thereof, and

the summation circuit comprises a series of adders (161...181) for receiving all asserted outputs of the series of logic gates,

Appl. No. Unassigned; Docket No. NL02 1245 US Amdt. dated 23-May-2005 Preliminary Amendment

wherein only logic gates in the set of logic gates for which a selection input has changed will be switched during a change in the selected y word.

- 18. (CURRENTLY AMENDED) A computer program product, comprising a computer readable medium having thereon computer program code means adapted, when said program is loaded onto a computer, to make the computer execute the procedure of anyone of claims 1 to 12claim 1.
- 19. (CURRENTLY AMENDED) A computer program, distributable by electronic data transmission, comprising computer program code means adapted, when said program is loaded onto a computer, to make the computer execute the procedure of anyone of claims 1 to 12claim 1.